
Programmers Model
ARM DDI 0503F Copyright © 2012-2013 ARM. All rights reserved. 3-24
ID062813 Non-Confidential
[15:13] A7_NCPURESET[2:0] This reset operates independently of nRESET:
b0
Reset.
b1
Non-reset.
The default is
b111
.
See Table 2-1 on page 2-15, Internal resets on page 2-17, and the Cortex
®
-A7 MPCore
™
Technical Reference Manual
The Cortex
®
-A7 MPCore
™
Technical Reference Manual names this signal as
nCOREPORESET.
[12] Reserved Reserved. Do not modify.
[11] A15_NVSOCRESET
b0
Reset.
b1
Non-reset.
The default is
b1
. See Table 2-1 on page 2-15, Internal resets on page 2-17, and the
Cortex
®
-A15 Technical Reference Manual.
[10] A15_NVCORERESET
b0
Reset.
b1
Non-reset.
The default is
b1
. See Table 2-1 on page 2-15, Internal resets on page 2-17, and the
Cortex
®
-A15 Technical Reference Manual.
[9] A15_NPRESETDBG This reset operates independently of nRESET:
b0
Reset.
b1
Non-reset.
The default is
b1
. See Table 2-1 on page 2-15, Internal resets on page 2-17, and the
Cortex
®
-A15 Technical Reference Manual.
[8] A15_NL2RESET This reset operates independently of nRESET:
b0
Reset.
b1
Non-reset.
The default is
b1
. See Table 2-1 on page 2-15, Internal resets on page 2-17, and the
Cortex
®
-A15 Technical Reference Manual.
[7:6] A15_NDBGRESET[1:0] This reset operates independently of nRESET:
b0
Reset.
b1
Non-reset.
The default is
b11
. See Table 2-1 on page 2-15, Internal resets on page 2-17, and the
Cortex
®
-A15 Technical Reference Manual.
Table 3-13 Test chip CFGREG6 Register bit assignments (continued)
Bits Name Function
Comentários a estes Manuais