
Programmers Model
ARM DDI 0503F Copyright © 2012-2013 ARM. All rights reserved. 3-15
ID062813 Non-Confidential
3.3.3 Mask operation to define SMC chip select address ranges
The following registers enable you to define SMC Chip Select (CS) base addresses by defining
the 7th and 8th hexadecimal digits of each base addresses:
• Test chip SCC Register 0 on page 3-17
• Test chip SCC Register 1 on page 3-17
• Test chip SCC Register 2 on page 3-18
• Test chip SCC Register 3 on page 3-19.
Each register defines two base addresses, and each base address is defined by 8 match bits and
by 8 mask bits.
0x404
CFGREG42 RW
0x083FFC00
32 A15 configuration register 1.
See Test chip SCC Register 42 on page 3-36.
0x4FC
-
0x408
----Reserved.
Do not write to or read from these registers.
0x500
CFGREG43 RW
0x77700001
32 A7 configuration register 0.
See Test chip SCC Register 43 on page 3-39.
0x504
CFGREG44 RW
0x00008007
32 A7 configuration register 1.
See Test chip SCC Register 44 on page 3-41.
0x5FC
-
0x508
----Reserved.
Do not write to or read from these registers.
0x600
CFGREG45 RW
0x55555500
32 CCI-400 configuration register 0.
See Test chip SCC Register 45 on page 3-42.
0x604
CFGREG46 RW
0x01860038
32 CCI-400 configuration register 1.
See Test chip SCC Register 46 on page 3-44.
0x608
CFGREG47 RW
0x00070000
32 CCI-400 configuration register 2.
See Test chip SCC Register 47 on page 3-45.
0x6FC
-
0x60C
----Reserved.
Do not write to or read from these registers.
0x700
CFGREG48 RW
0x0032F003
32 System information register.
See Test chip SCC Register 48 on page 3-47.
0xFF0
-
0x704
----Reserved.
Do not write to or read from these registers.
0xFF4
APB_CLEAR WO - 32 Write
0x000A50F5
to this register to revert serial control
to the values loaded through the SCC.
See Test chip SCC Register APB_CLEAR on page 3-51.
0xFF8
TC_ID RO
0x00050176
32 Test chip specific device ID register.
See Test chip SCC Register TEST_CHIP_ID on
page 3-52.
0xFFC
CPU_ID RO
0x410FC0F0
32 Cortex-A15_A7 CPU ID register.
See Test chip SCC Register CPU_ID on page 3-52.
Table 3-6 Test chip SCC register summary (continued)
Offset Name Type Test chip reset Width Description
Comentários a estes Manuais