
© G.N. Khan ARM Processors/Cores – EE8205: Embedded Computer Systems Page: 38
Bitwise Instructions
Bitwise Instructions Operation {S} <op> Notes
AND R
, R
n
,<op> R
R
n
& <op> NZC
imm. const.
-or-
reg{,<shift>}
ORR R
, R
n
,<op> R
R
n
| <op> NZC
EOR R
, R
n
,<op> R
R
n
^ <op> NZC
BIC R
, R
n
,<op> R
R
n
& ~<op> NZC
ORN R
, R
n
,<op> R
R
n
| ~<op> NZC
MVN R
, R
n
R
~R
n
NZC
Shift Instructions
<shift> Meaning Notes
LSL #n Logical shift left by n bits Zero fills; 0 ≤ n ≤ 31
LSR #n Logical shift right by n bits Zero fills; 1 ≤ n ≤ 32
ASR #n Arithmetic shift right by n bits Sign extends; 1 ≤ n ≤ 32
ROR #n Rotate right by n bits 1 ≤ n ≤ 32
RRX Rotate right w/C by 1 bit
Comentários a estes Manuais