ARM Cortex R4F Manual do Utilizador Página 30

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 64
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 29
© G.N. Khan ARM Processors/Cores – EE8205: Embedded Computer Systems Page: 30
PSR: Program Status Register
Divided into three bit fields
Application Program Status Register (APSR)
Interrupt Program Status Register (IPSR)
Execution Program Status Register (EPSR)
Q-bit is the sticky saturarion bit and supports two rarely used
instructions (SSAT and USAT)
SSAT{cond} Rd, #sat, Rm{, shift}
EPSR holds the exception number is exception processing.
ICI/IT bits holds the state information of for IT block instructions or
instructions that are suspended during interrupt processing.
T bit is always 1 to indicate Thumb instructions.
Vista de página 29
1 2 ... 25 26 27 28 29 30 31 32 33 34 35 ... 63 64

Comentários a estes Manuais

Sem comentários