
12
Confidential
232323
The Instruction Pipeline
242424
The Instruction Pipeline
§
The ARM7TDMI uses a 3-stage pipeline in order to increase the
speed of the flow of instructions to the processor
§
Allows several operations to be performed simultaneously, rather than
serially
§
The PC points to the instruction being fetched, not executed
§
Debug tools will hide this from you
§
This is now part of the ARM Architecture and applies to all processors
FETCH
DECODE
EXECUTE
Instruction fetched from memory
Decoding of registers used in instruction
Register(s) read from Register Bank
Shift and ALU operation
Write register(s) back to Register Bank
PC PC
PC - 4 PC-2
PC - 8 PC - 4
ARM Thumb
Comentários a estes Manuais