ARM Cortex-M3 Guia do Utilizador Página 124
- Página / 137
- Índice
- MARCADORES
Avaliado. / 5. Com base em avaliações de clientes
Revisions
ARM DDI 0337I Copyright © 2005-2008, 2010 ARM Limited. All rights reserved. A-3
ID072410 Non-Confidential
HCLK and CLK replaced by FCLK Issue H removes this information.
ETM Trigger Even Register description upgraded
ETM Status Register description updated
TraceEnable register replaced by Trace Start/Stop Resource
Control
TraceEnable Control 2 register added
Lock Status Register added
Description of FIFOFULL Region Register added
Description of FIFOFULL Level Register updated
Description of CoreSight Trace ID Register updated
Description ETM Control Register implementation bits expanded Main Control Register, ETMCR on page 10-11
Description of TraceEnable Control 1 Register updated TraceEnable Control 1 Register, ETMTECR1 on page 10-16
Description ETM ID Register updated to reflect revision 2 ID Register, ETMIDR on page 10-17
Subsection describing ETM Event Resources added Resources on page 10-3
Subsection describing Cross Trigger Interface added Recommended CTI connections on page 10-7
Branch status interface section updated Issue H removes this information.
Note about HADDRICore and HTRANSICore removed
Example of an opcode sequence timing diagram updated
Description of APB interface inputs added
Addition of note about configuring TPIU registers to be present
or not
TPIU programmers model on page 11-5
The following TPIU registers removed from summary table and
descriptions:
• Trigger control registers
• EXTCTL port registers
• Test pattern registers.
Issue H removes this information.
The following TPIU registers added to the summary table and
descriptions:
• Integration Register: TRIGGER
• Integration Mode Control Register
• Integration Register: FIFO data 0
• Integration Register: FIFO data 1
• Claim tag set register
• Claim tag clear register
• Device ID register
• PID registers
• CID registers.
Table A-1 Differences between issue E and issue F (continued)
Change Location
- Technical Reference Manual 1
- Cortex-M3 2
- Contents 3
- List of Tables 5
- List of Figures 7
- • About this book on page x 9
- • Feedback on page xiii 9
- About this book 10
- Preface 11
- Other publications 12
- Feedback 13
- Chapter 1 14
- Introduction 14
- 1.1 About the processor 15
- 1.2 Features 16
- 1.3 Interfaces 17
- 1.4 Configurable options 18
- 1.5 Product documentation 19
- 1.6 Product revisions 22
- 0xE000ED14 23
- Chapter 2 25
- Functional Description 25
- 2.1 About the functions 26
- 2.2 Interfaces 28
- Chapter 3 31
- Programmers Model 31
- 3.3 Instruction set summary 34
- — STKALIGN bit to 1 40
- — UNALIGN_TRP bit to 1 40
- 3.4 System address map 41
- LDRH, STR, STRH 42
- 3.5 Write buffer 44
- 3.6 Exclusive monitor 45
- 3.7 Bit-banding 46
- Figure 3-2 Bit-band mapping 47
- 3.9 Exceptions 50
- Chapter 4 52
- System Control 52
- 4.1 About system control 53
- 4.2 Register summary 54
- 4.3 Register descriptions 56
- Chapter 5 58
- Memory Protection Unit 58
- 5.1 About the MPU 59
- 5.3 MPU programmers model 61
- Chapter 6 62
- 6.1 About the NVIC 63
- 6.3 NVIC programmers model 65
- Chapter 7 67
- 7.1 About debug 68
- 0xE000ED00 69
- 0xE00FF000 70
- 7.2 About the AHB-AP 72
- 7.3.2 FPB programmers model 76
- Chapter 8 77
- 8.1 About the DWT 78
- 8.3 DWT Programmers Model 80
- 0x40000000 81
- 0x4F000000 81
- 0x10000000 81
- 0x1F000000 81
- Chapter 9 82
- 9.1 About the ITM 83
- 9.3 ITM programmers model 85
- PRIVMASK 86
- Chapter 10 87
- 10.1 About the ETM 88
- Figure 10-1 ETM block diagram 89
- 10.2.9 Operation 94
- 10.3 ETM Programmers model 95
- Embedded Trace Macrocell 100
- ID072410 Non-Confidential 100
- Reserved 102
- 26 25 24 102
- Trace control enable 102
- Reserved, RAZ 106
- ETM powered up 106
- TRIGGER output value 107
- Chapter 11 109
- Trace Port Interface Unit 109
- 11.1 About the Cortex-M3 TPIU 110
- 11.3 TPIU programmers model 113
- TRIGGER input value 116
- Appendix A 122
- Revisions 122
- Glossary 129
- 0x00000000 132
- 0x1FFFFFFFF 132
- 0xE0040000 133
- 0xE00FFFFF 133
- 0x1FFFFFFF 133
- 0xE0000000 134
- 0xE003FFFF 134
Manuais e produtos relacionados com Processadores ARM Cortex-M3
Processadores ARM ARM1176JZF-S Manual do Utilizador
(19 páginas)
(19 páginas)
Processadores ARM ARM7TDMI Manual do Utilizador
(284 páginas)
(284 páginas)
Processadores ARM Cortex-M3 Manual do Utilizador
(41 páginas)
(41 páginas)
Processadores ARM ARM7TDMI Manual do Utilizador
(18 páginas)
(18 páginas)
Processadores ARM ARM926EJ-S Especificações
(332 páginas)
(332 páginas)
Processadores ARM ARM926EJ-S Guia do Utilizador
(402 páginas)
(402 páginas)
Processadores ARM ARM7TDMI Ficha Técnica
(42 páginas)
(42 páginas)
Processadores ARM ARM7TDMI Manual do Utilizador
(242 páginas)
(242 páginas)
Processadores ARM ARM7TDMI Manual do Utilizador
(43 páginas)
(43 páginas)
HERMA 8337 podręczniki
Instrukcje obsługi i podręczniki użytkownika dla Nie HERMA 8337.
Dostarczamy 1 pdf podręczników HERMA 8337 do pobrania za darmo według typów dokumentów: Instrukcja Obsługi
Comentários a estes Manuais